ls 7474.pdf

(55 KB) Pobierz
DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs
September 1986
Revised July 2001
DM7474
Dual Positive-Edge-Triggered D-Type Flip-Flops
with Preset, Clear and Complementary Outputs
General Description
This device contains two independent positive-edge-trig-
gered D-type flip-flops with complementary outputs. The
information on the D input is accepted by the flip-flops on
the positive going edge of the clock pulse. The triggering
occurs at a voltage level and is not directly related to the
transition time of the rising edge of the clock. The data on
the D input may be changed while the clock is LOW or
HIGH without affecting the outputs as long as the data
setup and hold times are not violated. A LOW logic level on
the preset or clear inputs will set or reset the outputs
regardless of the logic levels of the other inputs.
Ordering Code:
Order Number
DM7474M
DM7474N
Package Number
M14A
N14A
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Function Table
Inputs
PR
L
H
L
H
H
H
CLR
H
L
L
H
H
H
CLK
X
X
X
D
X
X
X
H
L
X
Outputs
Q
H
L
Q
L
H
H
H
(Note 1) (Note 1)
H
L
Q
0
L
H
Q
0
↑
↑
L
H
=
HIGH Logic Level
X
=
Either LOW or HIGH Logic Level
L
=
LOW Logic Level
↑ =
Positive-going transition of the clock.
Q
0
=
The output logic level of Q before the indicated input conditions were
established.
Note 1:
This configuration is nonstable; that is, it will not persist when either
the preset and/or clear inputs return to their inactive (HIGH) level.
© 2001 Fairchild Semiconductor Corporation
DS006526
www.fairchildsemi.com
DM7474
Absolute Maximum Ratings
(Note 2)
Supply Voltage
Input Voltage
Operating Free Air Temperature Range
Storage Temperature Range
7V
5.5V
0
°
C to
+
70
°
C
Note 2:
The “Absolute Maximum Ratings” are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum ratings.
The “Recommended Operating Conditions” table will define the conditions
for actual device operation.
−
65
°
C to
+
150
°
C
Recommended Operating Conditions
Symbol
V
CC
V
IH
V
IL
I
OH
I
OL
f
CLK
t
W
Parameter
Supply Voltage
HIGH Level Input Voltage
LOW Level Input Voltage
HIGH Level Output Current
LOW Level Output Current
Clock Frequency (Note 4)
Pulse Width
(Note 4)
Clock HIGH
Clock LOW
Clear LOW
Preset LOW
t
SU
t
H
T
A
Input Setup Time (Note 3)(Note 4)
Input Hold Time (Note 3)(Note 4)
Free Air Operating Temperature
0
30
37
30
30
20
↑
5
↑
0
70
ns
ns
ns
Min
4.75
2
0.8
Nom
5
Max
5.25
Units
V
V
V
mA
mA
MHz
−
0.4
16
15
°
C
Note 3:
The symbol (↑) indicates the rising edge of the clock pulse is used for reference.
Note 4:
T
A
=
25°C and V
CC
=
5V.
Electrical Characteristics
over recommended operating free air temperature range (unless otherwise noted)
Symbol
V
I
V
OH
V
OL
I
I
I
IH
Parameter
Input Clamp Voltage
HIGH Level
Output Voltage
LOW Level
Output Voltage
Input Current @ Max Input Voltage
HIGH Level
Input Current
Conditions
V
CC
=
Min, I
I
= −12
mA
V
CC
=
Min, I
OH
=
Max
V
IL
=
Max, V
IH
=
Min
V
CC
=
Min, I
OL
=
Max
V
IH
=
Min, V
IL
=
Max
V
CC
=
Max, V
I
=
5.5V
V
CC
=
Max
V
I
=
2.4V
D
Clock
Clear
Preset
I
IL
LOW Level
Input Current
V
CC
=
Max
V
I
=
0.4V
(Note 8)
I
OS
I
CC
Short Circuit Output Current
Supply Current
V
CC
=
Max (Note 6)
V
CC
=
Max (Note 7)
D
Clock
Clear
Preset
−18
17
2.4
3.4
0.2
0.4
1
40
80
120
40
−1.6
−3.2
−3.2
−1.6
−55
30
mA
mA
mA
µA
Min
Typ
(Note 5)
Max
−1.5
Units
V
V
V
mA
Note 5:
All typicals are at V
CC
=
5V, T
A
=
25°C.
Note 6:
Not more than one output should be shorted at a time.
Note 7:
With all outputs open, I
CC
is measured with the Q and Q outputs HIGH in turn. At the time of measurement the clock is grounded.
Note 8:
Clear is tested with preset HIGH and preset is tested with clear HIGH.
www.fairchildsemi.com
2
DM7474
Switching Characteristics
at V
CC
=
5V and T
A
=
25°C
Symbol
f
MAX
Parameter
Maximum Clock
Frequency
t
PHL
t
PLH
t
PHL
Propagation Delay Time
HIGH-to-LOW Level Output
Propagation Delay Time
LOW-to-HIGH Level Output
Propagation Delay Time
HIGH-to-LOW Level Output
t
PLH
Propagation Delay Time
LOW-to-HIGH Level Output
t
PHL
Propagation Delay Time
HIGH-to-LOW Level Output
t
PLH
Propagation Delay Time
LOW-to-HIGH Level Output
Clock to Q or Q
Clock to Q or Q
Clear to Q
Clear to Q
Preset to Q
Preset to Q
From (Input)
To (Output)
R
L
=
400Ω, C
L
=
15 pF
Min
15
Max
MHz
Units
40
25
40
ns
ns
ns
25
ns
40
ns
25
ns
3
www.fairchildsemi.com
DM7474
Physical Dimensions
inches (millimeters) unless otherwise noted
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Package Number M14A
www.fairchildsemi.com
4
DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs
Physical Dimensions
inches (millimeters) unless otherwise noted (Continued)
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Package Number N14A
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be rea-
sonably expected to result in a significant injury to the
user.
5
2. A critical component in any component of a life support
device or system whose failure to perform can be rea-
sonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
www.fairchildsemi.com

Plik z chomika:

Inne pliki z tego folderu:

Inne foldery tego chomika:

Zgłoś jeśli naruszono regulamin